SEMICONDUCTOR

FAIRCHILD

74F181 4-Bit Arithmetic Logic Unit

General Description

The 74F181 is a 4-bit Arithmetic logic Unit (ALU) which can perform all the possible 16 logic operations on two variables and a variety of arithmetic operations. It is 40% faster than the Schottky ALU and only consumes 30% as much power.


Features

Full lookahead for high-speed arithmetic operation on long words

Ordering Code:


Order Number	Package Number	Package Description
74F181PC	N24A	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-011, 0.600" Wide
74F181SPC	N24C	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Logic Symbols



Connection Diagram

в _о —	1	\bigcirc	24	-v _{cc}
Ā0 —	2		23	-Ā1
s3-	3		22	— B ₁
s ₂ -	4		21	— Ā₂
s1-	5		20	— Ē ₂
s ₀ —	6		19	— Ā ₃
с _п —	7		18	— B ₃
м—	8		17	— G
Ē0 —	9		16	— C _{n+4}
Ĕ₁	10		15	— ₽
Ē2-	11		14	— A=B
GND —	12		13	−Ē3



www.fairchildsemi.com

© 2004 Fairchild Semiconductor Corporation DS009491

Unit Loading/Fan Out

D : N	D	U.L.	Input I _{IH} /I _{IL}
Pin Names	Description	HIGH/LOW	Output I _{OH} /I _{OL}
$\overline{A}_0 - \overline{A}_3$	A Operand Inputs (Active LOW)	1.0/3.0	20 µA/–1.8 mA
$\overline{B}_0 - \overline{B}_3$	B Operand Inputs (Active LOW)	1.0/3.0	20 μA/–1.8 mA
S ₀ -S ₃	Function Select Inputs	1.0/4.0	20 μA/–2.4 mA
М	Mode Control Input	1.0/1.0	20 µA/–0.6 mA
C _n	Carry Input	1.0/5.0	20 μA/–3.0 mA
$\overline{F}_0 - \overline{F}_3$	Function Outputs (Active LOW)	50/33.3	–1 mA/20 mA
A = B	Comparator Output	OC (Note 1)/33.3	(Note 1)/20 mA
G	Carry Generate Output (Active LOW)	50/33.3	–1 mA/20 mA
P	Carry Propagate Output (Active LOW)	50/33.3	–1 mA/20 mA
C _{n + 4}	Carry Output	50/33.3	–1 mA/20 mA

Note 1: OC-Open Collector

Functional Description

The 74F181 is a 4-bit high-speed parallel Arithmetic Logic Unit (ALU). Controlled by the four Function Select inputs (S_0-S_3) and the Mode Control input (M), it can perform all the 16 possible logic operations or 16 different arithmetic operations on Active HIGH or Active LOW operands. The Function Table lists these operations.

When the Mode Control input (M) is HIGH, all internal carries are inhibited and the device performs logic operations on the individual bits as listed. When the Mode Control input is LOW, the carries are enabled and the device performs arithmetic operations on the two 4-bit words. The device incorporates full internal carry lookahead and provides for either ripple carry between devices using the C_{n+4} output, or for carry lookahead between packages using the signals P (Carry Propagate) and G (Carry Generate). In the Add mode, \overline{P} indicates that \overline{F} is 15 or more, while G indicates that F is 16 or more. In the Subtract mode \overline{P} indicates that \overline{F} is zero or less, while \overline{G} indicates that \overline{F} is less than zero. \overline{P} and \overline{G} are not affected by carry in. When speed requirements are not stringent, the 74F181 can be used in a simple Ripple Carry mode by connecting the Carry output (C_n +4) signal to the Carry input (C_n) of the next unit. For high speed operation the device is used in conjunction with a carry lookahead circuit. One carry lookahead package is required for each group of four 74F181

devices. Carry lookahead can be provided at various levels and offers high speed capability over extremely long word lengths.

The A = B output from the device goes HIGH when all four \overrightarrow{F} outputs are HIGH and can be used to indicate logic equivalence over four bits when the unit is in the Subtract mode. The A = B output is open collector and can be wired AND with other A = B outputs to give a comparison for more than four bits. The A = B signal can also be used with the C_{n+4} signal to indicate A > B and A < B.

The Function Table lists the arithmetic operations that are performed without a carry in. An incoming carry adds a one to each operation. Thus, select code LHHL generates A minus B minus 1 (2s complement notation) without a carry in and generates A minus B when a carry is applied. Because subtraction is actually performed by complementary addition (1s complement), a carry out means borrow; thus a carry is generated when there is no underflow and no carry is generated when there is underflow. As indicated, this device can be used with either active LOW inputs producing active LOW outputs or with active HIGH inputs producing active HIGH outputs. For either case the table lists the operations that are performed to the operands labeled inside the logic symbol.


					Logic	Arithmetic	Arithmetic
	S ₀	S_1	S ₂	S_3	(M=H)	(M=L, C ₀ =Inactive)	(M=L, C ₀ =Active)
44444	L	L	L	L	Ā	A minus 1	А
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	н	L	L	L	A ∙ B	A • B minus 1	A • B
	L	Н	L	L	$\overline{A} + B$	A • B minus 1	A • B
S0 74F181 GO	н	Н	L	L	Logic "1"	minus 1 (2s comp.)	Zero
	L	L	Н	L	A + B	A plus (A + B)	A plus (A + \overline{B}) plus 1
$- s_3 r_0 r_1 r_2 r_3 P \bullet$	н	L	н	L	В	$A \bullet B$ plus $(A + \overline{B})$	$A \bullet B$ plus $(A + \overline{B})$ plus
9 9 9 9	L	Н	н	L	A⊕B	A minus B minus 1	A minus B
a. All Input Data Inverted	н	Н	н	L	A + B	$A + \overline{B}$	$A + \overline{B}$ plus 1
·	L	L	L	Н	A ∙ B	A plus (A + B)	A plus (A + B plus 1
	н	L	L	Н	A⊕B	A plus B	A plus B plus 1
	L	Н	L	Н	В	$A \bullet \overline{B}$ plus (A + B)	$A \bullet \overline{B}$ plus (A + B) plus
	н	Н	L	Н	A + B	A + B	A + B plus 1
	L	L	н	Н	Logic "0"	A plus A ($2 \times A$)	A plus A (2 \times A) plus 1
	н	L	Н	Н	A • B	A plus A • B	A plus A • B plus 1
	L	Н	н	Н	A • B	A plus A • B	A plus A • B plus 1
	Н	Н	Н	Н	A	A	A plus 1
	L	L	L	L	A	A	A plus 1
	н	L	L	L	A + B	A + B	A + B plus 1
- M	L	Н	L	L	•B	$A + \overline{B}$	A + B plus 1
S ₀ 74F181	н	Н	L	L	Logic "0"	minus 1 (2s comp.)	Zero
- s ₂ G	L	L	Н	L	A • B	A plus (A • B)	A plus A • B plus 1
$ s_3$ F_0 F_1 F_2 F_3 P $-$	н	L	н	L	В	$A \bullet \overline{B}$ plus (A + B)	A • B plus (A + B) plus
	L	Н	н	L	A⊕B	A minus B minus 1	A minus B
b. All Input Data True	н	Н	н	L	A • B	A • B minus 1	A • B
	L	L	L	Н	$\overline{A} + B$	A plus A • B	A plus A • B plus 1
	н	L	L	Н	Ā⊕B	A plus B	A plus B plus 1
	L	н	L	Н	В	$A \bullet B$ plus $(A + \overline{B})$	$A \bullet B$ plus $(A + \overline{B})$ plus
	н	Н	L	Н	A • B	A • B minus 1	A • B
	L	L	н	Н	Logic "1"	A plus A ($2 \times A$)	A plus A (2 \times A) plus 1
	н	L	н	Н	$A + \overline{B}$	A plus (A + B)	A plus (A+B) plus 1
	L	Н	н	Н	A + B	A plus (A + B)	A plus (A+B) plus 1
	н	Н	Н	Н	A	A minus 1	A

www.fairchildsemi.com

ò	
Σ	
#	
Ň	

Operation Table (Continued)

		S ₀	S ₁	S ₂	S3	Logic (M=H)	Arithmetic (M=L, C ₀ =Inactive)	Arithmetic (M=L, C ₀ =Active)
		L	L	L	L	Ā	A minus 1	A
		н	L	L	L	$\overline{A} + B$	A • B minus 1	A • B
$C_n \sim 0.01 - 0.01 - 0.02 - 2.03 - 3.00 - 0.044$	_	L	н	L	L	A ∙ B	A • B minus 1	A • B
— S ₀ A=B — 74F181	_	н	н	L	L	Logic "1"	minus 1 (2s comp.)	Zero
	-	L	L	н	L	•B	A plus (A + B)	A plus (A + B) plus 1
$- s_{3}^{r_{2}} = s_{0} + s_{1} + s_{2} + s_{3} + r_{2}$	-	Н	L	н	L	В	$A \bullet \overline{B}$ plus (A + B)	A • B plus (A + B) plus
$- \dot{\rho} \dot{\rho} \dot{\rho} \dot{\rho}$		L	Н	Н	L	$A \oplus B$	A plus B	A plus B plus 1
A All Input Data Inverted; B Input	Data Truo	Н	Н	Н	L	A + B	A + B	A + B plus 1
A All input Data inverted, B input		L	L	L	Н	$\overline{A + B}$	A plus $(A + \overline{B})$	A plus (A + B) plus 1
		н	L	L	Н	Ā⊕B	A minus B minus 1	A minus B
		L	н	L	Н	В	$A \bullet B $ plus $(A + \overline{B})$	A • B plus (A + B) plus
		н	Н	L	Н	$A + \overline{B}$	$A + \overline{B}$	A + B plus 1
		L	L	Н	Н	Logic "0"	A plus A (2 \times A)	A plus A (2 \times A) plus
		н	L	н	Н	A • B	A plus A • B	A plus A • B plus 1
		L	Н	Н	Н	A • B	A plus A • B	A plus A • B plus 1
		н	н	Н	Н	А	А	A plus 1
		L	L	L	L	Ā	А	A plus 1
		н	L	L	L	•B	$A + \overline{B}$	A + B plus 1
$-\mathbf{O}_{n}^{c_{n}} = \mathbf{O}_{n+4}^{c_{n+4}}$	-	L	Н	L	L	$\overline{A + B}$	A + B	A + B plus 1
	_	н	н	L	L	Logic "0"	minus 1 (2s comp.)	Zero
	_	L	L	Н	L	$\overline{A} + B$	A plus A • B	A plus A • B plus 1
$ s_3 r_0 r_1 r_2 r_3 P$	_	н	L	Н	L	В	$A \bullet B $ plus $(A + \overline{B})$	A • B plus (A + B) plus
		L	Н	н	L	A ⊕ B	A plus B	A plus B plus 1
d. A Input Data True; B Input Date I	nvortod	Н	Н	Н	L	A • B	A • B minus 1	A • B
a. A input Data True, B input Date	Inventeu	L	L	L	Н	•B	A plus A • B	A plus A • B plus 1
		Н	L	L	Н	A⊕B	A minus B minus 1	A minus B
		L	Н	L	Н	В	$A \bullet \overline{B}$ plus (A + B)	A • B plus (A + B) plus
		Н	Н	L	Н	A • B	A • B minus 1	A • B
		L	L	Н	Н	Logic "1"	A plus A (2 \times A)	A plus A (2 \times A) plus
		Н	L	Н	Н	A + B	A plus $(A + \overline{B})$	A plus (A+ B) plus 1
		L	Н	н	Н	$A + \overline{B}$	A plus (A + B)	A plus (A+B) plus 1
		н	Н	н	Н	А	A minus 1	А



74F181

Absolute Maximum Ratings(Note 2)

Storage Temperature	$-65^{\circ}C$ to $+150^{\circ}C$
Ambient Temperature under Bias	$-55^{\circ}C$ to $+125^{\circ}C$
Junction Temperature under Bias	$-55^{\circ}C$ to $+150^{\circ}C$
V_{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 3)	-0.5V to +7.0V
Input Current (Note 3)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	–0.5V to $V_{\mbox{\scriptsize CC}}$
3-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I_{OL} (mA)
ESD Last Passing Voltage (Min)	4000V

Recommended Operating Conditions

Free Air Ambier	nt Temperature
Supply Voltage	

0°C to +70°C +4.5V to +5.5V

Note 2: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.


Note 3: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Symbol	Parameter	Min	Тур	Max	Units	V _{cc}	Conditions
V _{IH}	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signal
V _{IL}	Input LOW Voltage			0.8	V		Recognized as a LOW Signal
V _{CD}	Input Clamp Diode Voltage			-1.2	V	Min	I _{IN} = -18 mA
V _{OH}	Output HIGH 10% V	_{CC} 2.5			V	Min	I _{OH} = -1 mA
	Voltage 5% V ₀	CC 2.7			v	IVIIII	$I_{OH} = -1 \text{ mA}$
V _{OL}	Output LOW 10% V	00		0.5	V	Min	I _{OI} = 20 mA
	Voltage				v	IVIIII	$I_{OL} = 20$ MA
IIH	Input HIGH			5.0	μA	Max	V _{IN} = 2.7V
	Current				μА	IVIAX	$v_{\rm IN} = 2.7 v$
I _{BVI}	Input HIGH Current			7.0		Max	V _{IN} = 7.0V
	Breakdown Test				μA	IVIAX	V _{IN} = 7.0V
ICEX	Output HIGH			50			
	Leakage Current				μA	Max	$V_{OUT} = V_{CC} (\overline{F}_n, \overline{G}, \overline{P}, C_{n+4})$
V _{ID}	Input Leakage	4.75					I _{ID} = 1.9 μA
	Test	4.75			V	0.0	All Other Pins Grounded
I _{OD}	Output Leakage			0.75		0.0	$V_{IOD} = 150 \text{ mV}$
	Circuit Current			3.75	μA	0.0	All Other Pins Grounded
IIL	Input LOW Current			-0.6			$V_{IN} = 0.5V$ (M)
				-1.8	mA	Max	$V_{IN} = 0.5V \ (\overline{A}_0, \overline{A}_1, \overline{A}_3, \overline{B}_0, \overline{B}_1, \overline{B}_3)$
				-2.4	mA	IVIAX	$V_{IN} = 0.5V (S_n, \overline{A}_2, \overline{B}_2)$
				-3.0			$V_{IN} = 0.5V (C_n)$
I _{OS}	Output Short-Circuit Current	-60		-150	mA	Max	$V_{OUT} = 0V (\overline{F}_n, \overline{G}, \overline{P}, C_{n+4})$
I _{OHC}	Open Collector, Output			250	μA	Min	$V_{O} = V_{CC} (A = B)$
	OFF Leakage Test			200	μΑ	WIIN	$v_0 = v_{CC} (u = D)$
I _{CCH}	Power Supply Current		43	65.0	mA	Max	V _O = HIGH
I _{CCL}	Power Supply Current		43	65.0	mA	Max	$V_0 = LOW$


Symbol	Parameter			$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$			C to +125°C = +5.0V	T _A = 0°C V _{CC} =	Units		
				C _L = 50 pF		•••	50 pF	C _L = 50 pF			
	Path	Mode	Min	Тур	Max	Min	Max	Min	Max	İ	
t _{PLH}	Propagation Delay		3.0	6.4	8.5	3.0	10.0	3.0	9.5		
t _{PHL}	C _n to C _{n + 4}		3.0	6.1	8.0	3.0	9.5	3.0	9.0	ns	
t _{PLH}	Propagation Delay		5.0	10.0	13.0	5.0	15.5	5.0	14.0		
t _{PHL}	A or B to C _{n + 4}	Sum	4.0	9.4	12.0	3.5	16.5	4.0	13.0	ns	
t _{PLH}	Propagation Delay		5.0	10.8	14.0	5.0	17.0	5.0	15.0		
t _{PHL}	\overline{A} or \overline{B} to C_{n+4}	Dif	5.0	10.0	13.0	4.0	15.0	5.0	14.0	ns	
t _{PLH}	Propagation Delay		3.0	6.7	8.5	2.5	16.0	3.0	9.5		
t _{PHL}	C _n to F	Any	3.0	6.5	8.5	2.5	12.0	3.0	9.5	ns	
t _{PLH}	Propagation Delay		3.0	5.7	7.5	2.5	9.0	3.0	8.5		
t _{PHL}	A or B or G	Sum	3.0	5.8	7.5	2.5	9.5	3.0	8.5	ns	
t _{PLH}	Propagation Delay		3.0	6.5	8.5	2.5	11.5	3.0	9.5		
t _{PHL}	A or B to G	Dif	3.0	7.3	9.5	2.5	11.0	3.0	10.5	ns	
t _{PLH}	Propagation Delay		3.0	5.0	7.0	2.5	8.5	3.0	8.0		
t _{PHL}	A or B to P	Sum	3.0	5.5	7.5	3.0	9.5	3.0	8.5	ns	
t _{PLH}	Propagation Delay		3.0	5.8	7.5	2.5	11.0	3.0	8.5		
t _{PHL}	A or B to P	Dif	4.0	6.5	8.5	3.0	11.0	4.0	9.5	ns	
t _{PLH}	Propagation Delay		3.0	7.0	9.0	3.0	14.5	3.0	10.0		
t _{PHL}	A _i or B _i to F _i	Sum	3.0	7.2	10.0	3.0	14.5	3.0	10.0	ns	
t _{PLH}	Propagation Delay		3.0	8.2	11.0	3.0	17.5	3.0	12.0		
t _{PHL}	\overline{A}_i or \overline{B}_i to \overline{F}_i	Dif	3.0	5.0	11.0	3.0	14.5	3.0	12.0	ns	
t _{PLH}	Propagation Delay		4.0	8.0	10.5	3.5	16.5	4.0	11.5		
t _{PHL}	Any A or B to Any F	Sum	4.0	7.8	10.0	4.0	13.5	4.0	11.0	ns	
t _{PLH}	Propagation Delay		4.5	9.4	12.0	3.5	17.5	4.5	13.0		
t _{PHL}	Any A or B to Any F	Dif	3.5	9.4	12.0	3.0	14.0	3.5	13.0	ns	
t _{PLH}	Propagation Delay		4.0	6.0	9.0	3.5	14.5	4.0	10.0		
t _{PHL}	A or B to F	Logic	4.0	6.0	10.0	3.0	15.5	4.0	11.0	ns	
t _{PLH}	Propagation Delay		11.0	18.5	27.0	8.0	35.0	11.0	29.0		
t _{PHL}	\overline{A} or \overline{B} to $A = B$	Dif	6.0	9.8	12.5	5.5	21.0	6.0	13.5	ns	

74F181



www.fairchildsemi.com

8



www.fairchildsemi.com